A reconfigurable systolic array for real-time image processing
- 6 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 15206149,p. 2057-2060
- https://doi.org/10.1109/icassp.1988.197033
Abstract
A reconfigurable systolic array is described. The concept centers on the direct mapping of a static data flow into hardware; each node (or group of nodes) of the data flow graph is replaced by a processing element (PE). Several PEs can be grouped together forming an optimal interconnection structure to process subgraphs. This architecture permits implementation of most algorithms that can be described using static data flow graphs. This class of algorithms encompasses most common signal processing applications.Keywords
This publication has 3 references indexed in Scilit:
- Partitioning: An Essential Step in Mapping Algorithms Into Systolic Array ProcessorsComputer, 1987
- Datenflussrechner zur Echtzeitbildverarbeitung: SoftwareentwicklungsumgebungPublished by Springer Nature ,1987
- Data Flow Program GraphsComputer, 1982