Verification of all circuits in a floating-point unit using word-level model checking
- 1 January 1996
- book chapter
- Published by Springer Nature
Abstract
No abstract availableKeywords
This publication has 16 references indexed in Scilit:
- Dynamic variable ordering for ordered binary decision diagramsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Efficient construction of binary moment diagrams for verifying arithmetic circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- RuleBasePublished by Association for Computing Machinery (ACM) ,1996
- Non-restoring integer square root: A case study in design by principled optimizationPublished by Springer Nature ,1995
- A proof of the nonrestoring division algorithm and its implementation on an ALUFormal Methods in System Design, 1994
- Symbolic Model CheckingPublished by Springer Nature ,1993
- Spectral transforms for large boolean functions with applications to technology mappingPublished by Association for Computing Machinery (ACM) ,1993
- Verification of a multiplier: 64 bits and beyondPublished by Springer Nature ,1993
- On the complexity of VLSI implementations and graph representations of Boolean functions with application to integer multiplicationIEEE Transactions on Computers, 1991
- Developing the WTL3170/3171 Sparc floating-point coprocessorsIEEE Micro, 1990