Dynamic instruction scheduling and the Astronautics ZS-1
- 1 July 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Computer
- Vol. 22 (7) , 21-35
- https://doi.org/10.1109/2.30730
Abstract
An overview of and survey solutions to the problem of instruction scheduling for pipelined computers are provided. The author demonstrated that dynamic instruction scheduling can provide performance improvements not possible with static scheduling alone. He describes a high-performance computer, the Astronautics ZS-1, which uses novel methods for implementing dynamic scheduling and which can outperform computers using similar-speed technologies that rely solely on state-of-the-art static scheduling techniques.Keywords
This publication has 13 references indexed in Scilit:
- A VLIW architecture for a trace scheduling compilerIEEE Transactions on Computers, 1988
- The ZS-1 central processorACM SIGARCH Computer Architecture News, 1987
- Pipelining and performance in the VAX 8800 processorACM SIGARCH Computer Architecture News, 1987
- A Simulation Study of Decoupled Architecture ComputersIEEE Transactions on Computers, 1986
- HPSm, a high performance restricted data flow architecture having minimal functionalityACM SIGARCH Computer Architecture News, 1986
- Instruction Issue Logic in Pipelined SupercomputersIEEE Transactions on Computers, 1984
- Trace Scheduling: A Technique for Global Microcode CompactionIEEE Transactions on Computers, 1981
- The IBM System/360 Model 91: Machine Philosophy and Instruction-HandlingIBM Journal of Research and Development, 1967
- The IBM System/360 Model 91: Storage SystemIBM Journal of Research and Development, 1967
- An Efficient Algorithm for Exploiting Multiple Arithmetic UnitsIBM Journal of Research and Development, 1967