A stuck fault model for dynamic CMOS combinational circuits

This publication has 4 references indexed in Scilit:

• Testing for multiple faults in domino-CMOS logic circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• MOS Test Pattern Generation Using Path Algebras
  IEEE Transactions on Computers, 1987
• NORA: a racefree dynamic CMOS technique for pipelined logic structures
  IEEE Journal of Solid-State Circuits, 1983
• Fault Modeling and Logic Simulation of CMOS and MOS Integrated Circuits
  Bell System Technical Journal, 1978