Partners in platform design

1 April 1995

journal article
Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Spectrum

Vol. 32 (4) , 20-26
https://doi.org/10.1109/6.375994

Abstract

Modern reduced-instruction-set computer chips have features that lay the groundwork for great performance. They boast circuits that can work at clock frequencies ranging to 300 MHz, pipelines built to continually execute independent operations, and the ability to execute multiple instructions in a single clock cycle. The potential of this hardware can only be realized by sophisticated compiler technology. The best approach to optimal computing performance is to design a processor architecture and a compiler concurrently

Keywords

This publication has 0 references indexed in Scilit: