Progress toward 10 nm CMOS devices
- 28 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 615-618
- https://doi.org/10.1109/iedm.1998.746433
Abstract
One of the primary means for improving performance and increasing the scale of integration on a chip is the miniaturization of the electronic devices that comprise it. The SIA roadmap projects that future gains in performance will continue to accrue from this approach. One of the guiding principles for miniaturization has been the scaling of successful existing device designs to smaller dimensions. While there may be no compelling reason why the SIA targets cannot be achieved by continued scaling, an accurate assessment of the limiting performance that can be derived from conventional CMOS is crucial for identifying the principal impediments and for developing alternatives. Here, we identify five impediments that we have encountered as we attempt to scale CMOS technology toward 10 nm gate lengths: optical lithography, gate oxide tunneling, enhanced boron diffusion in the ultra-shallow junction, drive current saturation with decreasing oxide thickness, and the subthreshold current.Keywords
This publication has 3 references indexed in Scilit:
- Flat-band voltage shifts in p-MOS devices caused by carrier activation in p/sup +/-polycrystalline silicon and boron penetrationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low leakage, ultra-thin gate oxides for extremely high performance sub-100 nm nMOSFETsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- SCALPEL proof-of-concept system: preliminary lithography resultsPublished by SPIE-Intl Soc Optical Eng ,1997