Flip-chip solder bump fatigue life enhanced by polymer encapsulation
- 4 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 338-344
- https://doi.org/10.1109/ectc.1990.122212
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- Mechanical Behavior of Flip-Chip EncapsulantsJournal of Electronic Packaging, 1990
- Chip-to-Package InterconnectionsPublished by Springer Nature ,1989
- VLSI Chip Interconnection Technology Using Stacked Solder BumpsIEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1987
- Coplanar flip-chip mounting technique for picosecond devicesReview of Scientific Instruments, 1984
- Review of multilayer ceramics for microelectronic packagingJournal of Physics and Chemistry of Solids, 1984
- Optimization of Indium-Lead Alloys for Controlled Collapse Chip Connection ApplicationIBM Journal of Research and Development, 1982
- Electronic Packaging Evolution in IBMIBM Journal of Research and Development, 1981
- The measurement of alpha particle emissions from semiconductor memory materialsJournal of Electronic Materials, 1981
- Geometric Optimization of Controlled Collapse InterconnectionsIBM Journal of Research and Development, 1969
- SLT Device Metallurgy and its Monolithic ExtensionIBM Journal of Research and Development, 1969