Polyoxide thinning limitation and superior ONO interpoly dielectric for nonvolatile memory devices
- 1 January 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 38 (2) , 270-277
- https://doi.org/10.1109/16.69905
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- 0.6 mu m EPROM cell design based on a new scaling scenarioPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Electron tunneling from polysilicon asperities into poly-oxidesSolid-State Electronics, 1989
- Novel process and device technologies for submicron 4Mb CMOS EPROMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- Reduction in Polysilicon Oxide Leakage Current by Annealing prior to OxidationJournal of the Electrochemical Society, 1985
- Two-Dimensional Analysis of Thermal Oxidation of SiliconJapanese Journal of Applied Physics, 1983
- The Oxidation of Shaped Silicon SurfacesJournal of the Electrochemical Society, 1982
- A study of the initial oxidation of polycrystalline Si using surface analysis techniquesJournal of Vacuum Science and Technology, 1981
- An erase model for FAMOS EPROM devicesIEEE Transactions on Electron Devices, 1980