Real-time systolic array processor for 2-D spatial filtering
- 1 April 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems
- Vol. 35 (4) , 451-455
- https://doi.org/10.1109/31.1763
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- Two-dimensional digital filters with minimum cycle timePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Real-time systolic array processor for 2-D spatial filteringIEEE Transactions on Circuits and Systems, 1988
- Systolic matrix and vector multiplication methods for signal processingIEE Proceedings F Communications, Radar and Signal Processing, 1984
- High speed stored product recursive digital filtersIEEE Transactions on Circuits and Systems, 1982
- Why systolic architectures?Computer, 1982
- A discrete state-space model for linear image processingIEEE Transactions on Automatic Control, 1975