Correctness verification of VLSI modules supported by a very efficient Boolean prover

This publication has 14 references indexed in Scilit:

• Formal verification of digital circuits using hybrid simulation
  IEEE Circuits and Devices Magazine, 1988
• Logic verification algorithms and their parallel implementation
  Published by Association for Computing Machinery (ACM) ,1987
• Application of term rewriting techniques to hardware design verification
  Published by Association for Computing Machinery (ACM) ,1987
• Verification Algorithms for VLSI Synthesis
  Published by Springer Nature ,1987
• Cathedral-II: A Silicon Compiler for Digital Signal Processing
  IEEE Design & Test of Computers, 1986
• Graph-Based Algorithms for Boolean Function Manipulation
  IEEE Transactions on Computers, 1986
• Refutational theorem proving using term-rewriting systems
  Artificial Intelligence, 1985
• Verify: A program for proving correctness of digital hardware designs
  Artificial Intelligence, 1984
• Logic Minimization Algorithms for VLSI Synthesis
  Published by Springer Nature ,1984
• Boolean Comparison of Hardware and Flowcharts
  IBM Journal of Research and Development, 1982