MUSE: a wafer-scale systolic DSP
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
MUSE (Matrix Update Systolic Experiment) is a special-purpose digital signal processor being implemented using restructurable VLSI. It will consist of 5 million working transistors on a single wafer-scale integrated circuit. MUSE is a wafer-scale systolic array designed to operate at the continuous rate of 285 million rotations per second. It will enable space-based radar systems to perform real-time adaptive nulling on up to 63 jammers with nulls of 50 dB. The rotator cell has been fabricated in 2 mu m CMOS; a small testbed for 4 PEs has been built and operates at specification. Design for the wafer-scale interconnect is in progress. MUSE is a 1.7 Billion Real Operations per Second system which fits on a single 4" by 4" silicon substrate.<>Keywords
This publication has 8 references indexed in Scilit:
- RVLSI applications and physical designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- SLASH-An RVLSI CAD systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The technology of laser formed interactions for wafer scale integrationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Restructurable VLSI-a demonstrated wafer-scale technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The Lincoln programmable image-processing waferPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Laser Restructurable Technology and DesignPublished by Springer Nature ,1989
- Hyperbolic householder transformationsIEEE Transactions on Acoustics, Speech, and Signal Processing, 1986
- The CORDIC Trigonometric Computing TechniqueIRE Transactions on Electronic Computers, 1959