Force-directed scheduling for the behavioral synthesis of ASICs
- 1 June 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 8 (6) , 661-679
- https://doi.org/10.1109/43.31522
Abstract
No abstract availableThis publication has 20 references indexed in Scilit:
- High-level synthesis: current status and future directionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Scheduling and binding algorithms for high-level synthesisPublished by Association for Computing Machinery (ACM) ,1989
- Allocation of multiport memories in data path synthesisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Design Tools for Intelligent Silicon CompilationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Automated Synthesis of Data Paths in Digital SystemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- A New Synthesis Algorithm for the MIMOLA Software SystemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- The Silc™ Silicon Compiler: Language and FeaturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- Some Experiments in Local Microcode Compaction for Horizontal MachinesIEEE Transactions on Computers, 1981
- Trace Scheduling: A Technique for Global Microcode CompactionIEEE Transactions on Computers, 1981
- Algorithms for Multiple-Criterion Design of Microprogrammed Control HardwarePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981