An experimental nanosecond Josephson 1K RAM using 5-µm Pb-alloy technology
- 1 May 1983
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters
- Vol. 4 (5) , 150-152
- https://doi.org/10.1109/EDL.1983.25683
Abstract
A high-speed fully decoded Josephson 1K RAM has been designed and tested. Several bits of the 1K RAM were successfully operated with a typical read access time of 3.3 ns and associated power dissipation of 2.0 mW. The chip, containing about 10 000 Josephson junctions, was fabricated using 5-µm Pb-alloy technology, including a novel junction oxide barrier formation technique. A nondestructive readout (NDRO) Josephson ring cell operating with all current levels equal and an on-chip timing circuit for read/write operations were employed.Keywords
This publication has 0 references indexed in Scilit: