Quasi-3D device simulation for microwave noise characterization of MOS devices

28 November 2002

conference paper
Published by Institute of Electrical and Electronics Engineers (IEEE)

No. 01631918,p. 77-80
https://doi.org/10.1109/iedm.1998.746280

Abstract

We report a quasi 3-D MOS noise simulation method which accurately predicts the microwave noise performance of MOS transistors. This method inherently takes into account all the microscopic noise sources within the transistor at microwave frequencies. A 0.5 /spl mu/m LDD nMOS transistor was simulated and the simulation results were compared to measurement data. The behavior of the microwave noise parameters (i.e. F/sub min/, R/sub opt/, X/sub opt/, and R/sub n/) with bias and layout parameters are also presented.

Keywords

This publication has 3 references indexed in Scilit:

Microwave CMOS-devices and circuits
Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
An efficient approach to noise analysis through multidimensional physics-based models
IEEE Transactions on Electron Devices, 1998
On Noise in Distributed Amplifiers at Microwave Frequencies
IEEE Transactions on Microwave Theory and Techniques, 1983