A four megabit Dynamic Systolic Associative Memory chip
- 1 February 1992
- journal article
- Published by Springer Nature in Journal of Signal Processing Systems
- Vol. 4 (1) , 37-51
- https://doi.org/10.1007/bf00930617
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- A fetch-and-op implementation for parallel computersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Dynamic systolic associative memory chipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A ternary content addressable search engineIEEE Journal of Solid-State Circuits, 1989
- The Pattern Addressable Memory: Hardware for Associative ProcessingPublished by Springer Nature ,1989
- Architectural features of CASSMPublished by Association for Computing Machinery (ACM) ,1978
- STARAN parallel processor system hardwarePublished by Association for Computing Machinery (ACM) ,1974
- Logic per Track DevicesPublished by Elsevier ,1970
- Bulk Processing in Distributed Logic MemoryIEEE Transactions on Electronic Computers, 1965
- A content addressable distributed logic memory with applications to information retrievalProceedings of the IEEE, 1963
- Intercommunicating cells, basis for a distributed logic computerPublished by Association for Computing Machinery (ACM) ,1962