Optimal gate-matrix layout of CMOS functional cells
- 28 February 1990
- journal article
- Published by Elsevier in Integration
- Vol. 9 (1) , 3-23
- https://doi.org/10.1016/0167-9260(90)90003-j
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- An Efficient Approach to Gate Matrix LayoutIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Exact and Approximate Solutions for the Gate Matrix Layout ProblemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Gate Matrix LayoutIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- The Compilation of Regular Expressions into Integrated CircuitsJournal of the ACM, 1982
- Linear-time computability of combinatorial problems on series-parallel graphsJournal of the ACM, 1982
- Optimal Layout of CMOS Functional ArraysIEEE Transactions on Computers, 1981
- A dense gate matrix layout method for MOS VLSIIEEE Transactions on Electron Devices, 1980
- An Optimal Solution for the Channel-Assignment ProblemIEEE Transactions on Computers, 1979
- A Separator Theorem for Planar GraphsSIAM Journal on Applied Mathematics, 1979