A new floorplanning algorithm for analog circuits
- 1 January 1989
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 3.2/1-3.2/4
- https://doi.org/10.1109/cicc.1989.56679
Abstract
The authors present a floorplanning algorithm based on a standard cell approach for analog circuits. The algorithm was developed to address a special analog requirements. Examples of filters and a high-voltage analog circuit are given, and the results look quite promising. Further research on the physical assembly includes the development of routing algorithms for sensitive analog signalsKeywords
This publication has 3 references indexed in Scilit:
- From analog design description to layout: a new approach to analog silicon compilationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- High-performance designs with CMOS analog standard cellsIEEE Journal of Solid-State Circuits, 1986
- A Linear-Time Heuristic for Improving Network PartitionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982