The systolic array genetic algorithm, an example of systolic arrays as a reconfigurable design methodology
- 27 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
We advocate the use of systolic design techniques to create custom hardware for Custom Computing Machines. We have developed a hardware genetic algorithm based on systolic arrays to illustrate the feasibility of the approach. The architecture is independent of the lengths of chromosomes used and can be scaled in size to accommodate different population sizes. An FPGA prototype design can process 16 million genes per second.Keywords
This publication has 3 references indexed in Scilit:
- Synthesis of a systolic array genetic algorithmPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Generic systolic array for genetic algorithmsIEE Proceedings - Computers and Digital Techniques, 1997
- Why systolic architectures?Computer, 1982