Data alignment for sub-word parallelism in DSP
- 22 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 15206130,p. 251-260
- https://doi.org/10.1109/sips.1999.822330
Abstract
Data alignment and code size expansion are two problems of sub-word parallel (SWP) computation. In this paper we propose a new solution to data alignment in a recently introduced SWP-extended digital signal processor, and present details of an application example. This data alignment technique offers a reduction in overhead compared to other solutions in the literature, in that it does not require aggressive loop unrolling and can be tightly scheduled in software.Keywords
This publication has 7 references indexed in Scilit:
- An architectural overview of the programmable multimedia processor, TM-1Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 16-bit parallel MAC architecture for a multimedia RISC processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A new parallel DSP with short-vector memory architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1999
- Multimedia processorsProceedings of the IEEE, 1998
- A new direction for computer architecture researchComputer, 1998
- Intel MMX for multimedia PCsCommunications of the ACM, 1997
- VIS speeds new media processingIEEE Micro, 1996