On finding undetectable and redundant faults in synchronous sequential circuits
- 27 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 498-503
- https://doi.org/10.1109/iccd.1998.727095
Abstract
We describe a time-efficient procedure for identifying undetectable and redundant faults in a synchronous sequential circuit, without using a sequential circuit test pattern generator. The proposed procedure is based on the use of a limited length iterative logic array model of the circuit, and has two phases. In the first phase, faults that will not be proved to be undetectable are identified. In the second phase, undetectable faults are identified out of the remaining faults using a combinational circuit test generator. Sequential static learning on the fault-free circuit and a subset of unreachable states are used in the proposed procedure to increase the amount of information available when considering an iterative logic array model of limited length. An undetectable fault in a synchronizable circuit that leaves the faulty circuit synchronizable is identified as a redundant fault. Experimental results presented in this work demonstrate the effectiveness of the proposed techniques in finding undetectable and redundant faults. Larger numbers of undetectable and redundant faults are found compared to earlier works.Keywords
This publication has 18 references indexed in Scilit:
- ESSENTIAL: an efficient self-learning test pattern generation algorithm for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On the over-specification problem in sequential ATPG algorithmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A sequential redundant fault identification scheme and its application to test generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low-cost redundancy identification for combinational circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Identifying sequentially untestable faults using illegal statesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Identifying sequential redundancies without searchPublished by Association for Computing Machinery (ACM) ,1996
- On removing redundancies from synchronous sequential circuits with synchronizing sequencesIEEE Transactions on Computers, 1996
- Combinational ATPG theorems for identifying untestable faults in sequential circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1995
- Identifying untestable faults in sequential circuitsIEEE Design & Test of Computers, 1995
- Recursive learning: a new implication technique for efficient solutions to CAD problems-test, verification, and optimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994