Instruction issue logic for high-performance, interruptible, multiple functional unit, pipelined computers

1 March 1990

journal article
Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers

Vol. 39 (3) , 349-359
https://doi.org/10.1109/12.48865

Abstract

This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder

Keywords

This publication has 19 references indexed in Scilit:

Checkpoint Repair for High-Performance Out-of-Order Execution Machines
IEEE Transactions on Computers, 1987
Architectural tradeoffs in the design of MIPS-X
Published by Association for Computing Machinery (ACM) ,1987
Reducing the cost of branches
ACM SIGARCH Computer Architecture News, 1986
HPS, a new microarchitecture: rationale and introduction
Published by Association for Computing Machinery (ACM) ,1985
Critical issues regarding HPS, a high performance microarchitecture
Published by Association for Computing Machinery (ACM) ,1985
Instruction Issue Logic in Pipelined Supercomputers
IEEE Transactions on Computers, 1984
Branch Prediction Strategies and Branch Target Buffer Design
Computer, 1984
Hardware/software tradeoffs for increased performance
Published by Association for Computing Machinery (ACM) ,1982
Look-Ahead Processors
ACM Computing Surveys, 1975
The IBM System/360 Model 91: Machine Philosophy and Instruction-Handling
IBM Journal of Research and Development, 1967