Multiple Microprocessors with Common Main and Control Memories

Abstract
This paper investigates some of the problems that arise when several microprocessors share a common control memory and a common main memory. The performance with respect to both control and main memory accessing conflicts is measured for several system configurations by means of a simulation program. The program tests a set of Digital Scientific Meta 4's operating in IBM 1130 emulation mode.

This publication has 0 references indexed in Scilit: