VHDL generation from hierarchical Petri net specifications of parallel controllers
- 1 January 1997
- journal article
- Published by Institution of Engineering and Technology (IET) in IEE Proceedings - Computers and Digital Techniques
- Vol. 144 (2) , 127-137
- https://doi.org/10.1049/ip-cdt:19970845
Abstract
Parallel controllers can be best specified using a description with a formal support to validate structural and dynamic properties. Petri nets (PNs) can provide an adequate means to model and to animate parallel systems based on the control and data path approach, in a hierarchically structured way. A set of tools was developed to allow formal validation of parallel controllers, based on hierarchical PN-based specifications and to automatically generate RT-level VHDL code. An example of a VLSI chip design, the transputer link adapter, shows the capabilities of this methodology and associated tools.Keywords
This publication has 12 references indexed in Scilit:
- Petri net modelling in embedded system designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A VHDL based environment for system level design and analysisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A Colored Petri Net model of VHDLFormal Methods in System Design, 1995
- Parallel controller synthesis using Petri netsIEE Proceedings - Computers and Digital Techniques, 1995
- Petri-net-based algorithms for parallel-controller synthesisIEE Proceedings - Computers and Digital Techniques, 1994
- System ModelingPublished by Springer Nature ,1992
- Petri nets and flexible manufacturingPublished by Springer Nature ,1990
- Petri nets: Properties, analysis and applicationsProceedings of the IEEE, 1989
- A method for stepwise refinement and abstraction of Petri netsJournal of Computer and System Sciences, 1983
- Analysis of petri nets by stepwise refinementsJournal of Computer and System Sciences, 1979