Impact of Strained-Si Channel on Complementary Metal Oxide Semiconductor Circuit Performance under the Sub-100 nm Regime
- 1 April 2001
- journal article
- conference paper
- Published by IOP Publishing in Japanese Journal of Applied Physics
- Vol. 40 (4S) , 2627-2632
- https://doi.org/10.1143/jjap.40.2627
Abstract
The impact of the enhanced mobility of a strained-Si channel on the performance of sub-100 nm complementary metal oxide semiconductor (CMOS) circuits is investigated by the combination of device and circuit simulations, considering both velocity saturation and velocity overshoot effects. It is found that higher mobilities of strained Si become more advantageous with reducing the channel length. It is also pointed out that the increase in energy relaxation time in strained Si, in addition to higher mobility, is effective for the enhancement of the circuit performance. The evaluated performance of 50 nm strained-Si CMOS amounts to around 1.7 times that of bulk-Si CMOS.Keywords
This publication has 7 references indexed in Scilit:
- Subband structure and mobility of two-dimensional holes in strained Si/SiGe MOSFET’sPhysical Review B, 1998
- Comparative study of phonon-limited mobility of two-dimensional electrons in strained and unstrained Si metal–oxide–semiconductor field-effect transistorsJournal of Applied Physics, 1996
- An improved energy transport model including nonparabolicity and non-Maxwellian distribution effectsIEEE Electron Device Letters, 1992
- A physically based mobility model for numerical simulation of nonplanar devicesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- The effect of high fields on MOS device and circuit performanceIEEE Transactions on Electron Devices, 1984
- Relation of drift velocity to low-field mobility and high-field saturation velocityJournal of Applied Physics, 1980
- Electron dynamics in short channel field-effect transistorsIEEE Transactions on Electron Devices, 1972