A monolithic 8-bit D/A converter with a new scheme for error compensation
- 1 December 1975
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 10 (6) , 499-501
- https://doi.org/10.1109/JSSC.1975.1050647
Abstract
Discusses a modification of a monolithic bipolar 8-bit D/A converter (DAC) circuit based on the R-2R ladder method. It does not require transistor emitter size scaling. Voltages proportional to absolute temperature are introduced between the bases of the current generator transistors to compensate for the differences in their emitter-base voltages and thus maintain precision in the current division of the R-2R ladder. The compensation obtained by this method is adequate for 9- and 10-bit monolithic DAC's operating in a temperature range from -40/spl deg/C to 125/spl deg/C.Keywords
This publication has 7 references indexed in Scilit:
- A complete monolithic 10-b D/A converterIEEE Journal of Solid-State Circuits, 1973
- A 10-bit linear monolithic D/A converterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1973
- A self-contained 10-bit monolithic D/A converterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1973
- New developments in IC voltage regulatorsIEEE Journal of Solid-State Circuits, 1971
- A fully monolithic 6-bit, multiplying D/A converterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1971
- A complete monolithic 6-bit D/A converterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1971
- A high-performance monolithic D/A converter circuitPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1970