A framework for robust control based model invalidation
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 3, 3017-3020
- https://doi.org/10.1109/acc.1994.735126
Abstract
In this paper, the authors establish a connection between robust control design and model validation. In particular, they present a new framework for invalidating a set of models which has been assumed to "adequately describe" the unknown underlying process. The technique uses robust control synthesis and observations of a new set of variables, rather than the usual inputs and outputs of the process, to invalidate models. In contrast to existing techniques for model validation where the input/output experiments are specified a priori, an important contribution of this scheme is that it automatically generates plant inputs which are necessary to test the model with respect to the goal of trying to achieve some desired performance for the unknown process. Another important byproduct is that if the set is not invalidated (meaning it may adequately describe the process) the authors have a controller that, so far, achieves the desired closed loop performance for the unknown process.Keywords
This publication has 4 references indexed in Scilit:
- A time-domain approach to model validationIEEE Transactions on Automatic Control, 1994
- Controller design for plants with structured uncertaintyAutomatica, 1993
- Model validation: a connection between robust control and identificationIEEE Transactions on Automatic Control, 1992
- Model Invalidation: A Connection between Robust Control and IdentificationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989