CNP: An FPGA-based processor for Convolutional Networks
Top Cited Papers
- 1 August 2009
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 1946147X,p. 32-37
- https://doi.org/10.1109/fpl.2009.5272559
Abstract
Convolutional networks (ConvNets) are biologically inspired hierarchical architectures that can be trained to perform a variety of detection, recognition and segmentation tasks. ConvNets have a feed-forward architecture consisting of multiple linear convolution filters interspersed with pointwise non-linear squashing functions. This paper presents an efficient implementation of ConvNets on a low-end DSP-oriented field programmable gate array (FPGA). The implementation exploits the inherent parallelism of ConvNets and takes full advantage of multiple hardware multiply accumulate units on the FPGA. The entire system uses a single FPGA with an external memory module, and no extra parts. A network compiler software was implemented, which takes a description of a trained ConvNet and compiles it into a sequence of instructions for the ConvNet Processor (CNP). A ConvNet face detection system was implemented and tested. Face detection on a 512 times 384 frame takes 100 ms (10 frames per second), which corresponds to an average performance of 3.4 times 109 connections per second for this 340 million connection network. The design can be used for low-power, lightweight embedded vision systems for micro-UAVs and other small robots.Keywords
This publication has 10 references indexed in Scilit:
- Unsupervised Learning of Invariant Feature Hierarchies with Applications to Object RecognitionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- Multiclass Object Recognition with Sparse, Localized FeaturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Rapid object detection using a boosted cascade of simple featuresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Object Recognition with Features Inspired by Visual CortexPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Histograms of Oriented Gradients for Human DetectionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Convolutional face finder: a neural architecture for fast and robust face detectionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- VIP: an FPGA-based processor for image processing and neural networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Gradient-based learning applied to document recognitionProceedings of the IEEE, 1998
- Application of the ANNA neural network chip to high-speed character recognitionIEEE Transactions on Neural Networks, 1992
- An analog neural network processor with programmable topologyIEEE Journal of Solid-State Circuits, 1991