High-speed VLSI architectures for soft-output Viterbi decoding

This publication has 11 references indexed in Scilit:

• Generalized trace back techniques for survivor memory management in the Viterbi algorithm
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• An area-efficient path memory structure for VLSI implementation of high speed Viterbi decoders
  Integration, 1991
• Wireless digital communication: a view based on three lessons learned
  IEEE Communications Magazine, 1991
• Truncation length for Viterbi decoding
  IEEE Transactions on Communications, 1991
• High-speed parallel Viterbi decoding: algorithm and VLSI-architecture
  IEEE Communications Magazine, 1991
• Memory Management in a Viterbi Decoder
  IEEE Transactions on Communications, 1981
• Error-Correction Coding for Digital Communications
  Published by Springer Nature ,1981
• Truncation Error Probability in Viterbi Decoding
  IEEE Transactions on Communications, 1977
• The viterbi algorithm
  Proceedings of the IEEE, 1973
• A Mathematical Theory of Communication
  Bell System Technical Journal, 1948