A fast translation method for paging on top of segmentation
- 1 January 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 41 (2) , 247-250
- https://doi.org/10.1109/12.123403
Abstract
A description is presented of a fast, one-step translation method that implements paging on top of segmentation. This method translates a virtual address into a physical address, performing both the segmentation and paging translations, with a single TLB (translation lookaside buffer) read and a short add. Previous methods performed this translation in two steps and required two TLB reads and a long add. Using the fast method, the fine-grain protection and relocation of segmentation combined with paging can be provided with delay and complexity comparable to paging-only systems. This method allows small segments, particularly important in object-oriented programming systems, to be managed efficiently.Keywords
This publication has 10 references indexed in Scilit:
- A case for direct-mapped cachesComputer, 1988
- 801 storage: architecture and programmingACM Transactions on Computer Systems, 1988
- Design Decisions in SPURComputer, 1986
- Design Trade-Offs in VAX-11 Translation Buffer OrganizationComputer, 1981
- VAX-11/780: A Virtual Address Extension to the DEC PDP-11 FamilyPublished by Elsevier ,1978
- Capability-based addressingCommunications of the ACM, 1974
- The Multics virtual memoryCommunications of the ACM, 1972
- A scheduling philosophy for multiprocessing systemsCommunications of the ACM, 1968
- Segmentation and the Design of Multiprogrammed Computer SystemsJournal of the ACM, 1965
- One-Level Storage SystemIEEE Transactions on Electronic Computers, 1962