Vector Coding Techniques for High Speed Digital Simulation
- 1 January 1981
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 525-529
- https://doi.org/10.1109/dac.1981.1585406
Abstract
Execution speed of event driven simulators can be enhanced by software designs that use vector coding techniques developed for scientific processing. The power of vector coding can be utilized by logic simulators running on scalar processors.Keywords
This publication has 3 references indexed in Scilit:
- Developments in Computer Simulation of Gate Level Physical Logic - a TutorialPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979
- Fault-test analysis techniques based on logic simulationPublished by Association for Computing Machinery (ACM) ,1972
- An empirical study of FORTRAN programsSoftware: Practice and Experience, 1971