Planarization of dielectric layers for multilevel metallization
- 1 January 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Semiconductor Manufacturing
- Vol. 1 (4) , 154-156
- https://doi.org/10.1109/66.17989
Abstract
No abstract availableKeywords
This publication has 24 references indexed in Scilit:
- Characterization of a Spin‐Applied Dielectric for Use in Multilevel MetallizationJournal of the Electrochemical Society, 1988
- Uniform Polymer Coating Technique for an Etch‐Back Planarization Process Using Low Molecular Weight PolymersJournal of the Electrochemical Society, 1988
- Planarization by Two‐Resist LevelJournal of the Electrochemical Society, 1988
- A Model for RIE Dielectric Etch‐Back PlanarizationJournal of the Electrochemical Society, 1987
- Effect of Circuit Structure on Planarization Resist ThicknessJournal of the Electrochemical Society, 1986
- Two‐Layer Planarization ProcessJournal of the Electrochemical Society, 1986
- Approximating Spun‐On, Thin Film Planarization Properties on Complex TopographyJournal of the Electrochemical Society, 1985
- Ion milling planarization for magnetic bubble devicesJournal of Vacuum Science & Technology A, 1983
- Planarization Properties of Resist and Polyimide CoatingsJournal of the Electrochemical Society, 1983
- The step coverage of undoped and phosphorus-doped SiO2 glass filmsJournal of Vacuum Science & Technology B, 1983