On compacting test sets by addition and removal of test vectors

This publication has 17 references indexed in Scilit:

• Advanced automatic test pattern generation and redundancy identification techniques
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Generalization of independent faults for transition faults
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Removal of redundancy in logic circuits under classification of undetectable faults
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• ROTCO: a reverse order test compaction technique
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• ATPG for ultra-large structured designs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A method to calculate necessary assignments in algorithmic test pattern generation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A transitive closure based algorithm for test generation
  Published by Association for Computing Machinery (ACM) ,1991
• On the Complexity of Estimating the Size of a Test Set
  IEEE Transactions on Computers, 1984
• On the Acceleration of Test Generation Algorithms
  IEEE Transactions on Computers, 1983
• An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits
  IEEE Transactions on Computers, 1981