A Hardware Acceleration Unit for MPI Queue Processing
- 19 April 2005
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 10 references indexed in Scilit:
- The impact of MPI queue usage on message latencyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Scalable NIC-based Reduction on Large-scale ClustersPublished by Association for Computing Machinery (ACM) ,2003
- Design, Implementation, and Performance of MPI on Portals 3.0The International Journal of High Performance Computing Applications, 2003
- A CAD suite for high-performance FPGA designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Fast NIC-based barrier over Myrinet/GMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The Quadrics network: high-performance clustering technologyIEEE Micro, 2002
- LogGP: Incorporating Long Messages into the LogP Model for Parallel ComputationJournal of Parallel and Distributed Computing, 1997
- The SimpleScalar tool set, version 2.0ACM SIGARCH Computer Architecture News, 1997
- Effects of communication latency, overhead, and bandwidth in a cluster architectureACM SIGARCH Computer Architecture News, 1997
- LogP: towards a realistic model of parallel computationPublished by Association for Computing Machinery (ACM) ,1993