A processor-time-minimal systolic array for cubical mesh algorithms
- 1 January 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Parallel and Distributed Systems
- Vol. 3 (1) , 4-13
- https://doi.org/10.1109/71.113078
Abstract
No abstract availableKeywords
This publication has 27 references indexed in Scilit:
- Spacetime-minimal systolic architectures for Gaussian elimination and the algebraic path problemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Synthesizing linear array algorithms from nested FOR loop algorithmsIEEE Transactions on Computers, 1988
- A Communication-Time TradeoffSIAM Journal on Computing, 1987
- Complexity of Matrix Product on a Class of Orthogonally Connected Systolic ArraysIEEE Transactions on Computers, 1987
- ADVIS: A Software Package for the Design of Systolic ArraysIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Array architectures for iterative algorithmsProceedings of the IEEE, 1987
- Spacetime representations of computational structuresComputing, 1984
- Automatic synthesis of systolic arrays from uniform recurrent equationsACM SIGARCH Computer Architecture News, 1984
- On the design of algorithms for VLSI systolic arraysProceedings of the IEEE, 1983
- On the Analysis and Synthesis of VLSI AlgorithmsIEEE Transactions on Computers, 1982