A 51.2 GOPS scalable video recognition processor for intelligent cruise control based on a linear array of 128 4-way VLIW processing elements

Abstract
A 51.2 GOPS fully programmable and scalable video recognition processor is based on a linear connection of 128 4-way VLIW processing elements and an asynchronous data mapping mechanism. Execution is under 33 ms/frame for complex weather, robust road area/lane marking, and vehicle detection. The chip contains 32.7M transistors in 121 mm/sup 2/ area fabricated in 0.18 /spl mu/m 7M CMOS.

This publication has 2 references indexed in Scilit: