A 10,000-gate CMOS LSI processor
- 1 January 1980
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A high-end silicon-gate CMOS microprocessor comprised of 10,000 gates, dissipating 130mW with a 400ns microinstruction cycle, will be reported. The average propagation delay time is 4-10ns/gate.Keywords
This publication has 0 references indexed in Scilit: