Micro architecture coverage directed generation of test programs
- 20 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Automatic Test Program Generation For Pipelined ProcessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Code generation and analysis for the functional verification of microprocessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- I'm done simulating; now what? Verification coverage analysis and correctness checking of the DECchip 21164 Alpha microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Compacting regression-suites on-the-flyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Systematic validation of pipeline interlock for superscalar microarchitecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Architecture validation for processorsPublished by Association for Computing Machinery (ACM) ,1995
- Test program generation for functional verification of PowerPC processors in IBMPublished by Association for Computing Machinery (ACM) ,1995
- Symbolic Model CheckingPublished by Springer Nature ,1993