Optimal temporal partitioning and synthesis for reconfigurable architectures
- 27 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- Partitioning of functional models of synchronous digital systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An optimal methodology for synthesis of DSP multichip architecturesJournal of Signal Processing Systems, 1995
- Optimal synthesis of multichip architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- CHOPPublished by Association for Computing Machinery (ACM) ,1991
- Further Reduction of Zero-One Polynomial Programming Problems to Zero-One linear Programming ProblemsOperations Research, 1973