Impact of negative bias temperature instability on product parametric drift
- 21 March 2005
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 11 references indexed in Scilit:
- Burn-in temperature projections for deep sub-micron technologiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturingJournal of Applied Physics, 2003
- Parametric failures in CMOS ICs - a defect-based analysisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Projecting CMOS circuit hot-carrier reliability from DC device lifetimePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- NBTI-channel hot carrier effects in PMOSFETs in advanced CMOS technologiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The effects of plasma-induced damage on transistor degradation and the relationship to field programmable gate array performancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A predictive reliability model for PMOS bias temperature degradationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Evaluation of MOSFET Reliability in Analog ApplicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2001
- Interface-trap generation at ultrathin SiO2 (4–6 nm)-Si interfaces during negative-bias temperature agingJournal of Applied Physics, 1995
- Negative bias stress of MOS devices at high electric fields and degradation of MNOS devicesJournal of Applied Physics, 1977