Formal proofs from HDL descriptions

Publisher Website

1 January 1993

book chapter
Published by Springer Nature

p. 155-193
https://doi.org/10.1007/978-94-011-1914-6_5

Abstract

No abstract available

Keywords

This publication has 5 references indexed in Scilit:

Symbolic Boolean manipulation with ordered binary-decision diagrams
ACM Computing Surveys, 1992
Formal verification of hardware correctness: introduction and survey of current research
Computer, 1988
Graph-Based Algorithms for Boolean Function Manipulation
IEEE Transactions on Computers, 1986
Automatic verification of finite-state concurrent systems using temporal logic specifications
ACM Transactions on Programming Languages and Systems, 1986
Decision procedures and expressiveness in the temporal logic of branching time
Journal of Computer and System Sciences, 1985