Low Power Photomultiplier Base Circuit
- 1 February 1985
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Nuclear Science
- Vol. 32 (1) , 78-81
- https://doi.org/10.1109/tns.1985.4336794
Abstract
Low power photomultiplier base circuits, using high voltage FETs in the voltage divider, are described. Two examples of design are presented. One consists of P channel FETs for all stages of dynode and features extremely low stationary current(20 μA). The other consists of N channel FETs for the last 3 or 4 dynodes and the stationary current is about 130 μA. They ensure good linearity at high counting rates(up to the average anode current of 100 μA).Keywords
This publication has 0 references indexed in Scilit: