Resolution-Oriented Fault Interrelationships in Combinational Logic Networks
- 1 November 1977
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. C-26 (11) , 1170-1175
- https://doi.org/10.1109/tc.1977.1674771
Abstract
This correspondence considers fault resolution as a process of applying a sequence of input vectors, called tests, to a combinational logic network in order to resolve an existing fault situation from within a given master set of faults. A functional approach based upon an extension of the well-known Boolean difference concept to fault dependent situations is described. The test sets resulting from this extension, called fault dependent test sets, are fundamental to our considerations and are shown to be obtainable in a straightforward manner from standard test sets. Two fault interrelationships are defined which are particularly relevant to the resolution problem in that they algebraically describe the inherent limitations to the degree to which the existing fault situation can be resolved from within a given master set of faults using algebraic terminal experiments and fault dependent testing. Because these interrelationships are defined from a resolution-oriented point of view, they can be seen to be somewhat more intimate than other fault interrelationships which have been previously described in the literature. Some important ramifications of these interrelationships are discussed.Keywords
This publication has 11 references indexed in Scilit:
- Fault Masking in Combinational Logic CircuitsIEEE Transactions on Computers, 1975
- The Boolean Difference and Multiple Fault AnalysisIEEE Transactions on Computers, 1975
- Boolean Differential Calculus and its Application to Switching TheoryIEEE Transactions on Computers, 1973
- Path Sensitization, Partial Boolean Difference, and Automated Fault DiagnosisIEEE Transactions on Computers, 1972
- A Nand Model ror Fault Diagnosis in Combinational Logic NetworksIEEE Transactions on Computers, 1971
- Fault Equivalence in Combinational Logic NetworksIEEE Transactions on Computers, 1971
- An Efficient Algorithm for Generating Complete Test Sets for Combinational Logic CircuitsIEEE Transactions on Computers, 1971
- Analyzing Errors with the Boolean DifferenceIEEE Transactions on Computers, 1968
- Fault Detection in Redundant CircuitsIEEE Transactions on Electronic Computers, 1967
- On a Theory of Boolean FunctionsJournal of the Society for Industrial and Applied Mathematics, 1959