Extracting local don't cares for network optimization

This publication has 7 references indexed in Scilit:

• Logic verification using binary decision diagrams in a logic synthesis environment
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• The use of observability and external don't cares for the simplification of multi-level networks
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Implicit state enumeration of finite state machines using BDD's
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Don't care minimization of multi-level sequential logic networks
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Multi-level logic simplification using don't cares and filters
  Published by Association for Computing Machinery (ACM) ,1989
• MIS: A Multiple-Level Logic Optimization System
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• Graph-Based Algorithms for Boolean Function Manipulation
  IEEE Transactions on Computers, 1986