Trace theoretic verification of asynchronous circuits using unfoldings

This publication has 12 references indexed in Scilit:

• A partial approach to model checking
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Hierarchical representations of discrete functions, with application to model checking
  Published by Springer Nature ,1994
• Symbolic Model Checking
  Published by Springer Nature ,1993
• Model checking using net unfoldings
  Published by Springer Nature ,1993
• Using unfoldings to avoid the state explosion problem in the verification of asynchronous circuits
  Published by Springer Nature ,1993
• Using partial orders to improve automatic verification methods
  Published by American Mathematical Society (AMS) ,1991
• Acceleration of timing verification method based on time petri nets
  Systems and Computers in Japan, 1991
• Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits
  Published by MIT Press ,1989
• Petri nets, event structures and domains, part I
  Theoretical Computer Science, 1981
• Petri Nets
  ACM Computing Surveys, 1977