An accurate model for ambiguity delay simulation
- 4 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 563-567
- https://doi.org/10.1109/edac.1990.136710
Abstract
This paper presents a new approach for the accurate computation of ambiguously delayed waveforms which is implemented in the event-driven logic simulation system LDSIM. Six logic values are defined to be sets of up to four basic values. The mapping function representing the ambiguity delay model only manipulates these basic values. This principle results in a powerful and versatile ambiguity delay model that is clearly presented, easy to implement and guarantees correct delay computation of arbitrary six-valued waveforms with respect to the concept of superposition and causality.Keywords
This publication has 7 references indexed in Scilit:
- A New Approach to Hierarchical and Statistical Timing SimulationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- A Characterization of Ternary Simulation of Gate NetworksIEEE Transactions on Computers, 1987
- Digital Simulation with Multiple Logic ValuesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- ACTAS: An Accurate Timing Analysis System for VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- TEGAS2---anatomy of a general purpose TEST GENERATION AND SIMULATION system for digital logicPublished by Association for Computing Machinery (ACM) ,1972
- Simulation of large asynchronous logic circuits using an ambiguous gate modelPublished by Association for Computing Machinery (ACM) ,1971
- Hazard Detection in Combinational and Sequential Switching CircuitsIBM Journal of Research and Development, 1965