Evaluation procedures for wafer bonding and thinning of interconnect test structures for 3D ICs

This publication has 3 references indexed in Scilit:

• Electrical integrity of state-of-the-art 0.13 μm SOI CMOS devices and circuits transferred for three-dimensional (3D) integrated circuit (IC) fabrication
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Interconnect performance modeling for 3D integrated circuits with multiple Si layers
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Interconnect limits on gigascale integration (GSI) in the 21st century
  Proceedings of the IEEE, 2001