An applications approach to evolvable hardware
- 20 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 170-174
- https://doi.org/10.1109/eh.1999.785449
Abstract
We discuss the use of Field Programmable Gate Arrays (FPGAs) as hardware accelerators in genetic algorithm (GA) applications. The research is particularly focused on image processing optimization problems where fitness evaluation is computationally demanding and poorly suited to micro-processor systems. This research identifies key design principles for FPGA based GA and suggests a novel 2 stage reconfiguration technique. We demonstrate its effectiveness in obtaining significant speed-up; and illustrate the unique hardware GA design environment where representation is driven by a combination of hardware architecture and problem domain Author(s) Porter, R. Space & Remote Sensing, Los Alamos Nat. Lab., NM, USA McCabe, K. ; Bergmann, N.Keywords
This publication has 6 references indexed in Scilit:
- Training genetically evolving cellular automata for image processingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Aspects of digital evolution: Evolvability and architecturePublished by Springer Nature ,1998
- Evaluation of the performance of various vegetation indices to retrieve vegetation cover from AVHRR dataRemote Sensing Reviews, 1994
- Evolving better representations through selective genome growthPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1994
- A Generalized Pipeline ArrayIEEE Transactions on Computers, 1974
- Combined spectral and spatial processing of ERTS imagery dataRemote Sensing of Environment, 1974