Demonstration of on-chip appended power amplifier for improved efficiency at low power region
- 27 August 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A new power amplifier topology which can achieve improved efficiency at power backoff region is demonstrated in this paper. In this topology, the output stage of the amplifier is appended with a secondary transistor in a parallel way through a 3-port interstage matching circuit and an impedance transforming network. By careful selection of the ratio of device active area, this appended transistor achieves earlier saturation at lower output power level than the output transistor, which is a basic requirement in achieving high efficiency. The power amplifier has been realized with InGaP/GaAs HBT technology and showed efficiency improvement of 81% at output power of 16.7 dBm. The proposed topology enables one-chip integration, hence is very attractive for portable communication terminals.Keywords
This publication has 3 references indexed in Scilit:
- Efficiency improvement techniques at low power levels for linear CDMA and WCDMA power amplifiersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- High-efficiency power amplifier using dynamic power-supply voltage for CDMA applicationsIEEE Transactions on Microwave Theory and Techniques, 1999
- High-efficiency class-A power amplifiers with a dual-bias-control schemeIEEE Transactions on Microwave Theory and Techniques, 1999