Computer-Aided Partitioning of Behavioral Hardware Descriptions
- 1 January 1983
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
This paper describes an algorithm for partitioning a behavioral hardware description written in the ISPS computer hardware description language. The partitioning is done before the actual registers, processing elements, and interconnections have been chosen, so that the partitioning information can be used to guide the design of the data path structure. An experiment was conducted in which a partition produced by the algorithm was compared to partitions done by human designers. The automatic partition was found to be in close agreement with those done by the designers.Keywords
This publication has 8 references indexed in Scilit:
- A class of min-cut placement algorithmsPublished by Association for Computing Machinery (ACM) ,1988
- Automatic Floorplan DesignPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- Automated partitioning of hierarchically specified digital systemsPublished by Association for Computing Machinery (ACM) ,1982
- The CMU Design Automation System - An Example of Automated Data Path DesignPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979
- Register-Transfer Level Digital Design Automation: The Allocation ProcessPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1978
- QUADRATIC ASSIGNMENT AS A GENERAL DATA ANALYSIS STRATEGYBritish Journal of Mathematical and Statistical Psychology, 1976
- A proper model for the partitioning of electrical circuitsPublished by Association for Computing Machinery (ACM) ,1972
- An Efficient Heuristic Procedure for Partitioning GraphsBell System Technical Journal, 1970