Implications of fundamental threshold voltage variations for high-density SRAM and logic circuits
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
As the number of transistors integrated on a circuit continues to increase, roughly doubling every 18 months, the impact of transistor variations on circuit performance becomes more significant. Even in the absence of systematic variations (implant nonuniformities, Leff and Weff variations), there exists a fundamental variability in the threshold voltage V/sub T/ due to the finite number of dopant atoms in the extremely small MOSFET channel area. This work presents for the first time the impact of these fundamental V/sub T/ variations on SRAM cell stability and CMOS logic performance. We also analyze the impact of device scaling on these V/sub T/ variations and propose guidelines for future SRAM cell design.<>Keywords
This publication has 3 references indexed in Scilit:
- Experimental Study Of Threshold Voltage Fluctuations Using An 8k MOSFET's ArrayPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- Effects of microscopic fluctuations in dopant distributions on MOSFET threshold voltageIEEE Transactions on Electron Devices, 1992
- The effect of randomness in the distribution of impurity atoms on FET thresholdsApplied Physics A, 1975